This paper describes a technique for digital error correction in pipelined analog-digital converters. It makes use of a slow, high resolution ADC in conjunction with an LMS algorithm to perform error correction in the background during normal conversion. The algorithm will be shown to correct for errors due to capacitor ratio mismatch, finite amplifier gain and charge injection within the same framework.
INTRODUCTION
Pipelined ADCs have been shown to work at very high speeds but their resolution is limited by component mismatches, op-amp gain error, offsets, charge injection errors and component non-linearities. Self calibration and background calibration techniques have been developed to correct for these non-idealities[ 1], [2] , [3] , [4] . One method for background calibration is to employ an extra pipeline stage that is used to substitute the stage being calibrated 141. The disadvantage of this technique is that it results in fixed pattem noise due to periodic substitution of stages. Another proposed background calibration scheme inplemented for time-interleaved ADC requires the addition of a calibration signal to the input [5] . Such techniques result in a reduction of the useful dynamic range of the converter. A background error correction technique using a skip-and-fill algorithm has also been proposed in [3] . But it needs to bandlimit the signal below the nyquist rate. Moreover, none of the error correction techniques mentioned above correct for all the systematic non-idealities in a pipelined ADC within a single framework. This paper describes a true background error correction technique for a one-bit per stage pipelined ADC using a slow, high-resolution ADC (SHADC) in conjunction with an LMS algorithm [6] . The idea can also be extended to a multi-bit per stage pipelined converter. 
ONE-BIT PER STAGE PIPELINE
where, I is the threshold voltage defined midway between I ; . t~/ n and I ;.?,f,, .
During the multiply-by-2 and subtract phase, the above cir- 
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This output residue voltage is then passed to the next stage i + I , and the same operation continues.
PROPOSED DIGITAL ERROR CORRECTION SCHEME
The basic idea of the proposed digital error correction scheme is to correct for the residue errors in a non-ideal pipeline stage using a suitable set of parameters which are determined by comparing it's residue output with the ideal estimate gener- 3 for all the stages needing calibration are known, the second step is to compute the final digital output of the ADC. This is discussed in section 5. Another issue is to implement the correction algorithm to determine the parameter set ( 1 1 ~ ! j ) . We use a Least-Mean-Squares approach to estimate these parameters. The algorithm is summarized below:
1. Initialize the parameter set ((I, I ) . 
Compute Error

CORRECTION OF NON-IDEALITIES
It can be shown that D,,llt of the ADC-BE in figure 3 is an exact digital representation of the residue output 1 of the stage under calibration, if the following stages constituting the ADC-BE are ideal. This is a reasonable assumption for the practical values of the non-idealities in the circuit, when we use a few extra stages of pipeline at the end [6] . Similarly Ill,,, will give an accurate digital representa- The d~ sign is to account for sign changes for I i1, < I ;r, and I i,, > I In this case, we need two parameters per pipeline stage for error correction. Three special cases for equation 7 are outlined below. 
In this case we just one parameter per pipeline stage for error correction.
Firzite op-arnp gain error arid capacitor ratio misinarch:
In this case, we have (I = 0. The parameter set ( ( 1 . j ) of function F obtained via parameter estimation will be:
In this case, we need two parameters per pipeline stage to estimate the correct residue.
In the above discussion, we have neglected the input dependency of the non-idealities like finite op-amp gain. Using more parameters, we can account for the variation of the op-amp gain over the input range. Some of the other not-soserious non-idealities like comparator offsets and op-amp offsets can be minimized using established circuit design techniques.
DIGITAL COMPUTATION OF THE OUTPUT
Once the function I-or equivalently the parameters ( ( 1 . j)
for the MSB stages needing error correction have been estimated, it can be stored in an on-chip memory. The computation of a digital output for an input voltage involves recursive processing of the raw digital output through the functions for the MSB stages. One such implementation is given in [6] . Lets assume that the estimated function F in equation 4 for any stage I is given by FI. Assume that there are M stages in a pipeline and let B be the required resolution (M > B). Also lets assume that the parameter estimation has been performed only for the first Q stages in the pipeline. The computation of the digital output is summarized below:
1. Start with the last calibrated stage (1 = Q). 5. If 1 = 1 (MSB stage), go to the next step, else, go to step 3.
2.
6. Discard the least significant M-B bits in Deaf. This 1+1 onwards.
will give a B-bit corrected output code.
Parameter estimation can be run in the background during normal conversion. Since the parameters change only slowly with time, the algorithm can be run only once in few thousand cycles. This greatly relaxes the speed requirement of the SHADC, giving an opportunity to trade-off speed for high linearity in its design. The SHADC can be a selfcalibrating algorithmic ADC, with a slow, high-gain op-amp [ 11. The whole algorithm for calibration and computation of the output is done in the digital domain with the use of few parameters (small memory), few multiplications and additions (few multipliers and adders). These multiplications at full speed can be easily implemented using shift registers since the parameters can be expressed in binary with a sufficiently high resolution. However, multipliers will be needed to implement the LMS algorithm for parameter estimation using equation 5 . However, if we use the modified LMS algorithm of equation 6, we get rid of mulitpliers as well.
SIMULATION RESULTS
A 10-bit resolution ADC has been simulated in MATLAB for illustration purposes. However the scheme is intended to be implemented for resolutions greater than 12bits. There are 15 stages in the pipeline. Only the first four stages are calibrated. The quantization error in the computation of the parameters for each stage has been neglected. Simulation results are presented for the pipelined ADC having capacitor ratio mismatch of 3 -6% and the op-amp gain of 300 -500. The parameter estimation for the ADC was stopped when all the stages, needing calibration were Calibrated within OSLSB of the expected resolution of the rest of 1-4 10 the pipeline. A ramp input was given to the ADC. Figure 4 shows the uncorrected and the corrected INL profile for the ADC and similarly, figure 5 shows the DNL profile for the ADC before and after digital error correction(ca1ibration). 
CONCLUSIONS
ratio mismatch and charge injection. Different cases for non-idealities in the pipelined converter have been formulated. The idea has been illustrated using a 10-bit converter.
